

## Via hole technology for microstrip transmission lines and passive elements on high resistivity silicon

---

*K.M. Strohm, P. Nuechter, C.N. Rheinfelder and R. Guehl. "Via hole technology for microstrip transmission lines and passive elements on high resistivity silicon." 1999 MTT-S International Microwave Symposium Digest 99.2 (1999 Vol. II [MWSYM]): 581-584 vol.2.*

A process is described for the realization of via holes for microstrip transmission lines and passive elements on high resistivity silicon ( $\rho > 4000 \text{ } \Omega\text{-cm}$ , 100 mm diameter, 100  $\mu\text{m}$  thickness). Via hole etching with vertical sidewalls is performed using an advanced silicon etch (ASE) process. The measured and simulated inductance of the gold metallized via hole is 22 pH. Measurements on a ring resonator-isolated by 550 nm thermal oxide from the substrate-yield a dielectric constant  $\epsilon_r = 11.2$  and a loss tangent  $\tan \delta$  around  $10^{-4}$  for the 4000  $\Omega\text{-cm}$  silicon substrate. Attenuation of microstrip transmission lines are  $< 0.1 \text{ dB/mm}$  at 20 GHz.

 [Return to main document.](#)